

# **E-paper Display Series**







## **Product Specifications**



Customer	Standard
Description	2.9" E-PAPER DISPLAY
Model Name	GDEH029Z92
Date	2019/11/28
Revision	1.0

Design Engineering							
Approval Check Design							
宝刘 印玉	心印堂	之兵 印良					

No.17 Gonghua Street, Shahekou District, Dalian 116021 China Tel: +86-411-84619565 Fax: +86-411-84619585-810

> Email: info@good-display.com Website: www.e-paper-display.com

## **Table of Contents**

1. General Description 5
1.1 Overview 5
1.2 Feature 5
1.3 Mechanical Specification
1.4 Mechanical Drawing of EPD module7
1.5 Input/Output Terminals
1.6 Reference Circuit10
1.7 Matched Development Kit 11
2. Environmental
2.1 Handling, Safety and Environmental Requirements 12
2.2 Reliability test14
3. Electrical Characteristics 15
3.1 Absolute maximum rating15
3.2 DC Characteristics 16
3.3 Serial Peripheral Interface Timing
3.4 Power Consumption18
3.5 MCU Interface 19
3.6 Temperature sensor operation 22
4. Typical Operating Sequence 23
4.1 Normal Operation Flow23
5. Command Table 24
6. Data Entry Mode Setting(11h) 37
7. Optical characteristics
7.1 Specifications 38
7.2 Definition of contrast ratio
7.3 Reflection Ratio 39
8. Point and line standard 40
9. Packing 42
10. Precautions

Version	Content	Date	Producer
A0	New release	2019/11/28	
		$\mathcal{D}$	

### **1. General Description**

#### 1.1 Overview


GDEH029Z92 is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The2.9'' active area contains 128×296 pixels, and has 1-bit B/W/R full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

### 1.2 Features

- 128×296 pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Internal temperature sensor
- 10-byte OTP space for module identification
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/ built-in temperature sensor

## 1.3 Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.9	Inch	
Display Resolution	128(H)×296(V)	Pixel	Dpi: 112
Active Area	29.06(H)×66.90(V)	mm	
Pixel Pitch	0.226×0.227	mm	
Pixel Configuration	Rectangle		
Outline Dimension	36.7(H)×79.0 (V) ×1.08(D)	mm	
Weight	5±0.2	g	



## **1.4 Mechanical Drawing of EPD module**

#### 1.5 Input/Output Terminals

Pin #	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	NC	No connection and do not connect with other NC pins	Keep Open
5	VSH2	Positive Source driving voltage	
6	TSCL	I <sup>2</sup> C Interface to digital temperature sensor Clock pin	
7	TSDA	I <sup>2</sup> C Interface to digital temperature sensor Data pin.	
8	BS1	Bus selection pin	Note 1.5-5
9	BUSY	Busy state output pin	Note 1.5-4
10	RES #	Reset signal input.	Note 1.5-3
11	D/C #	Data /Command control pin	Note 1.5-2
12	CS #	The chip select input connecting to the MCU.	Note 1.5-1
13	SCL	Serial clock pin for interface.	
14	SDA	Serial data pin for interface.	
15	VDDIO	Power input pin for the Interface.	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground (Digital)	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH1	Positive Source driving voltage	
21	VGH	Power Supply pin for Positive Gate driving voltage and VSH	
22	VSL	Negative Source driving voltage	
23	VGL	Power Supply pin for Negative Gate driving voltage, VCOM and VSL	
24	VCOM	VCOM driving voltage	

**Note 1.5-1**: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

**Note 1.5-2**: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

**Note 1.5-3**: This pin (RES#) is reset signal input. The Reset is active low.

**Note 1.5-4**: This pin (BUSY) is Busy state output pin. When Busy is High ,the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:


- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 1.5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection.

When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.



## **1.6 Reference Circuit**



## **1.7 Matched Development Kit**

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white Epaper Display and three-color (black, white and red/Yellow) Good Display 's Epaper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.

DESPI Development Kit consists of the development board and the pinboard.

More details about the Development Kit, please click to the following link:

http://www.e-paper-display.com/products\_detail/productId=402.html

## 2. Environmental

#### **2.1** HANDLING, SAFETY AND ENVIROMENTAL REQUIREMENTS

#### WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

#### CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged.

Moreover the display is sensitive to static electricity and other rough environmental conditions.

#### **Mounting Precautions**

(1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.

(2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.

- (3) You should adopt radiation structure to satisfy the temperature specification.
- (4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.
- (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)
- (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.
- (7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Product specification	The data sheet contains final product specifications.	
-----------------------	---	--

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### Application information

Where application information is given, it is advisory and dose not form part of the specification.

#### Product Environmental certification

ROHS

#### REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

## 2.2 Reliability test

	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	T=40℃, RH=35%RH, For 240Hr		
2	Low-Temperature Operation	$T = 0^{\circ}C$ for 240 hrs		
3	High-Temperature Storage	T=50 °C RH=35%RH For 240Hr Test in white pattern	7	
4	Low-Temperature Storage	T = -25℃ for 240 hrs Test in white pattern		
5	High Temperature, High- Humidity Operation	T=40℃,RH=90%RH,For 168Hr	$\mathbf{O}\mathbf{V}$	
6	High Temperature, High- Humidity Storage	T=50 ℃, RH=90%RH, For 240Hr Test in white pattern		
7	Temperature Cycle	-25 ℃ (30min)~60 ℃ (30min), 50 Cycle Test in white pattern		
8	Package Vibration	1.04G,Frequency : 10~500Hz Direction : X,Y,Z Duration: 1hours in each direction	Full packed for shipment	
9	Package Drop Impact	Drop from height of 100 cm on Concrete surface Drop sequence: 1 corner, 3edges, 6face One drop for each.	Full packed for shipment	
10	UV exposure Resistance	765 W/m²for 168hrs,40℃		
11	Electrostatic discharge	Machine model: +/-250V,0Ω,200pF		

Actual EMC level to be measured on customer application.

**Note1**: Stay white pattern for storage and non-operation test.

**Note2**: Operation is black/white/red pattern, hold time is 150S.

**Note3**: The function, appearance, opticals should meet the requirements of the test before and after the test.

**Note4**: Keep testing after 2 hours placing at 20°C-25°C.

## 3. Electrical Characteristics

### 3.1 ABSOLUTE MAXIMUM RATING

	Table 3-1: Maximum Ratings					
Symbol	Parameter	Rating	Unit	Humidity	Unit	Note
V <sub>CI</sub>	Logic supply voltage	-0.5 to +6.0	V	-	-	
T <sub>OPR</sub>	Operation temperature range	0 to 40	°C	45 to70	%	Note 3-1
-	Transportation temperature range	-25 to 60	°C	-	-	Note 3-2
Tstg	Storage condition	0 to 40	°C	45 to70	%	Maximum storage time: 5 years
-	After opening the package	0 to 40	°C	45 to70	%	

#### Table 3-1: Maximum Ratings

**Note 3-1:** We guarantee the single pixel display quality for 0-35°C, but we only guarantee the barcode readable for 35-40°C. Normal use is recommended to refresh every 24 hours.

**Note 3-2**: Tttg is the transportation condition, the transport time is within 10 days for  $-25^{\circ}C \sim 0^{\circ}C$  or  $40^{\circ}C \sim 60^{\circ}C$ .

**Note 3-3:** When the three-color product is stored. The display screen should be kept white and face up. In addition, please be sure to refresh the e-paper every three months.

## 3.2 DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.3V,  $T_{OPR}=25^{\circ}C$ .

Symbol	Parameter	Test	Applicable pin	Min.	Тур.	Max.	Unit
VCI	VCI operation voltage		VCI	2.2	3	3.7	V
VIH	High level input voltage		SDA, SCL, CS#,	0.8VDDIO			V
VIL	Low level input voltage		D/C#, RES#, BS1			0.2VDDIO	V
VOH	High level output voltage	IOH=-100uA	DUCY	0.9VDDIO			V
VOL	Low level output voltage	IOL=100uA	BUSY			0.1VDDIO	V
lupdate	Module operating current				3	-	mA
Isleep	Deep sleep mode	VCI=3.3V		-	-	3	uA


#### Table 13-1: DC Characteristics

The Typical power consumption is measured using associated  $25^{\circ}$ C waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 3.2-1)

- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Display.
- Vcom value will be OTP before in factory or present on the label sticker.

Note 3.2-1

The Typical power consumption



## 3.3 Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.2V to 3.7V, TOPR=25°C , CL=20pF

#### Write mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Write Mode)			20	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	60			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	65			ns
tCSHIGH	Time CS# has to remain high between two transfers	100			ns
tSCLHIG	Part of the clock period where SCL has to remain high	25			ns
tSCLLOW	Part of the clock period where SCL has to remain low	25			ns
tSISU	Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL	10			ns
tSIHLD	Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL	40			ns

#### Read mode

Symbol	Parameter	Min	Тур	Max	Unit
fSCL	SCL frequency (Read Mode)			2.5	MHz
tCSSU	Time CS# has to be low before the first rising edge of SCLK	100			ns
tCSHLD	Time CS# has to remain low after the last falling edge of SCLK	50			ns
tCSHIGH	Time CS# has to remain high between two transfers	250			ns
tSCLHIG	Part of the clock period where SCL has to remain high	180			ns
tSCLLOW	Part of the clock period where SCL has to remain low	180			ns
tSOSU	Time SO(SDA Read Mode) will be stable before the next rising edge of SCL		50		ns
tSOHLD	Time SO (SDA Read Mode) will remain stable after the falling edge of SCL		0		ns

#### Note: All timings are based on 20% to 80% of VDDIO-VSS




Figure 3.3-1: SPI timing diagram

## 3.4 Power Consumption

Parameter	Symbol	Conditions	ΤΥΡ	Max	Unit	Remark
Panel power consumption during update	-	<b>25</b> ℃	-	70	mAs	-
Deep sleep mode	-	<b>25</b> ℃	-	3	uA	-

MAS=update average current × update time

#### 3.5 MCU Interface

#### 3.5.1 MCU interface selection

The GDEH029Z92 can support 3-wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in.

	Table 3.5-1: MCU interface selection											
BS1	MPU Interface											
L	4-lines serial peripheral interface (SPI)											
Н	3-lines serial peripheral interface (SPI) - 9 bits SPI											

#### 3.5.2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C# and CS#. The control pins status in 4-wire SPI in writing command/data is shown in Table 7-2 and the write procedure 4-wire SPI is shown in Figue 7-2.

Table 3.5-2: Control pins	status of 4-wire SPI
---------------------------	----------------------

Function	SCL pin	SDA pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	Н	L

#### Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) 1 stands for rising edge of signal

In the write mode, SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 3.5-1: Write procedure in 4-wire SPI mode

In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0 with D/C# keep low.
- 3. After SCL change to low for the last bit of register, D/C# need to drive to high.
- SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 3.5-2: Read procedure in 4-wire SPI mode

#### 3.5.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS#. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

Function	SCL pin	SDA pin	D/C# pin	CS# pin	
Write command	1	Command bit	Tie LOW	L	
Write data	1	Data bit	Tie LOW	L	

able 3.5-3: Contro	ol pins status of 3-wi	re SPI
--------------------	------------------------	--------

#### Note:

- (1) L is connected to  $V_{SS}$  and H is connected to  $V_{DDIO}$
- (2)↑ stands for rising edge of signal

Т

In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. shows the write procedure in 3-wire SPI




Figure 3.5-3: Write procedure in 3-wire SPI mode

In the Read mode:

- 1. After driving CS# to low, MCU need to define the register to be read.
- 2. D/C#=0 is shifted thru SDA with one rising edge of SCL
- 3. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0.
- 4. D/C#=1 is shifted thru SDA with one rising edge of SCL
- SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
- 6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS# need to drive to high to stop the read operation.




Figure 3.5-4 Read procedure in 3-wire SPI mode

#### 3.6 Temperature sensor operation

Following is the way of how to sense the ambient temperature of the module. First, use an external temperature sensor to get the temperature value and converted it into HEX format with below mapping table, then send command 0x1A with the HEX temperature value to the module thru the SPI interface.

The temperature value to HEX conversion is as follow:

1. If the Temperature value MSByte bit D11 = 0, then

The temperature is positive and value (DegC) = + (Temperature value) / 16

2. If the Temperature value MSByte bit D11 = 1, then

The temperature is negative and value (DegC) =  $\sim$  (2's complement of Temperature value) /16


Table 3.6-1 : Example of 12-bit	binary temperature set	ttings for temperature rational	nges
	· · · · · · · · · · · · · · · · · · ·	<b>J</b>	

12-bit binary (2's complement)	Hexadecimal Value	TR Value [DegC]
0111 1111 1111	7FF	128
0111 1111 1111	7FF	127.9
0110 0100 0000	640	100
0101 0000 0000	500	80
0100 1011 0000	4B0	75
0011 0010 0000	320	50
0001 1001 0000	190	25
0000 0000 0100	004	0.25
0000 0000 0000	000	0
1111 1111 1100	FFC	-0.25
1110 0111 0000	E70	-25
1100 1001 0000	C90	-55

🗗 GooDisplay

### 4. Typical Operating Sequence

#### 4.1 Normal Operation Flow



## 5. COMMAND TABLE

Comma	and Tabl	е													
	D/C#	Нех	D7	D6	D5	D4	D3	D2	D1	DO	Command		Descri	ption	
0	0	01	0	0	0	0	0	0	0	1	Driver	Gate settin			
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Output	A[8:0] = 12	27h [POR],		
0	1		0	0	0	0	0	0	0	A <sub>8</sub>	control	MUX Gate	MUX Gate lines setting as (A[8:0]		D] + 1).
0	1		0	0	0	0	0	0 В2	0 В1	B <sub>0</sub>		B[2:0] = 0	00 [POR].		
												Gate scann	ning sequer	nce and dir	ection
											C	B[2]: GD Selects the GD=0 [POF GO is the 1 output seq GD=1, G1 is the 1 output seq B[1]: SM Change sca SM=0 [POF G0, G1, G2 interlaced) SM=1, G0, G2, G4 B[0]: TB TB = 0 [PC TB = 1, sca	R], st gate ou uence is G anning ord R], 2, G3295 4G294, G DR], scan fi	tput channe 0,G1, G2, d tput channe 1, G0, G3, er of gate c (left and r G1, G3,G	G3, el, gate G2, Iriver. ight gate G295
									1	1		1			
0	0	03	0	0	0	0	0	0	1	1	Gate	Set Gate d	riving volta	age A[4:0]	= 00h
0	1		0	0	0	<b>A</b> <sub>4</sub>	A <sub>3</sub>	$A_2$	<b>A</b> <sub>1</sub>	A <sub>0</sub>	Driving voltage	[POR] VGH settin	a from 10\	/ to 20V	
											Control	A[4:0]	VGH	A[4:0]	VGH
												00h	20	0Dh	15
												03h	10	0Eh	15.5
												04h	10.5	0Fh	16
												05h	11	10h	16.5
												06h	11.5	11h	17
												07h	12	12h	17.5
												08h	12.5	13h	18
												07h	12	14h	18.5
												08h	12.5	15h	19
												09h	13	16h	19.5
												0Ah	13.5	17h	20
												OBh	14	Other	NA
												0Ch	14.5		
															·



R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command		Description			
0	0	04	0	0	0	0	0	1	0	0	Source Dr		Set Source driving voltage			
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	$A_4$	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	voltage Co	ontrol	A[7:0] = 41h [POR], VSH1 at 15V			
0	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B4	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bo			B[7:0] = A8h [POR], VSH2 at 5V. C[7:0] = 32h [POR], VSL at -15V			
0	1		C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>			C[7:0] = 32n [POR], VSL at -15V Remark: VSH1>=VSH2			
-			07	06	05	04				-						
A[7]/B[           VSH1/V           to 8.8V           A/B[7]           8Et           8Fr           90r           91r           92r           93r           94r           95r           96r           97r           98r           99r           94r           95r           96r           97r           98r           99r           94r           95r           96r           97r           98r           90r           91           A0r           A1r           A8r           A9r	$\begin{bmatrix} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$			ng fro		4V 7 7 3 3 9 7 1 2 3 3 4 5 5 5 5 7 7 3 3 7 7 1 2 2 3 4 4 5 5 5 5 7 7 7 3 9 7 1 2 2 3 3 4 4 5 5 5 5 7 7 1 2 3 3 4 4 5 7 7 1 2 3 3 4 4 5 7 7 1 2 3 3 4 4 5 7 7 1 3 3 7 7 1 2 3 3 1 2 2 3 3 4 4 5 5 5 5 7 7 1 2 1 3 1 2 2 3 1 4 4 5 5 5 5 5 5 7 7 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2 1 2		]/B[]		0,	ge setting from 9 A/B[7:0] VSH1 3Ch 14 3Dh 14.2 3Eh 14.4 3Fh 14.4 40h 14.8 40h 14.8 41h 15 42h 15.2 43h 15.4 44h 15.6 45h 16.2 46h 16 47h 16.2 48h 16.4 49h 16.8 48h 17 Other NA		C[7] = 0, $C[7] = 0,$ $VSL setting from -5V to -17V$ $(V) = 0Ah -5) = 0Ch -5.5 = 0Ch -5.5 = 0Ch -6 = 10h -6 = 10h -6.5 = 12h -7 = 14h -7.5 = 12h -7 = 14h -7.5 = 16h -8 = 18h -8.5 = 16h -8 = 18h -8.5 = 16h -9 = 1Ch -9.5 = 1Eh -10 = 20h -10.5 = 22h -11 = 24h -11.5 = 26h -12 = 100$			
ABh		5.3	CC		8.6								Other NA			
ACh		5.4 5.5	CD CE		8.3 8.8											
ADł AEł		5.5 5.6	Oth		8.8 NA											
	<u> </u>															
0	0	08	0	0	0	0	1	0	0	0		Initial Code Setting OTP Program The command required ( Refer to Register 0x22 fo BUSY pad will output hig operation.				
0	0	09	0	0	0	0	1	0	0	1	Write Regi	ister	Write Register for Initial Code			
0	1		A7	0 A <sub>6</sub>	A <sub>5</sub>	0 A <sub>4</sub>	A <sub>3</sub>	0 A <sub>2</sub>	О А1	A <sub>0</sub>	for Initial Code Setting		Setting Selection			
0	1		B <sub>7</sub>		А5 В5		B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>			A[7:0] ~ D[7:0]: Reserved			
				B <sub>6</sub>		B <sub>4</sub>	-			-			Details refer to Applicat on Notes of			
0	1		C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>			Initial Code Setting			
0	1		D <sub>7</sub>	D <sub>6</sub>	$D_5$	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>						
0	0	OA	0	0	0	0	1	0	1	0	Read Register for Initial Code Setting		Read Register for Initial Code Setting			

R/W#	D/C	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descrip	otion	
0	0	0C	0	0	0	0	1	1	0	0	Booster			vith Phase 1, Phase 2 and
0	1		1	A <sub>6</sub>	$A_5$	$A_4$	A <sub>3</sub>	A <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	Soft start			start current and duration
0	1		1	B <sub>6</sub>	<b>B</b> <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	Control	setting		
0	1		1	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>				art setting for Phase1
0	1		0	0	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do		= 8Bh B[7:0] = 9Ch C[7:0] = 96h D[7:0] = 0Fh Bit Dess A[6:0] Bit[6 00	[POR] -> Soft st [POR] -> Soft st [POR] -> Durati [POR] scription of / B[6:0] / (0)	art setting for Phase2 art setting for Phase3 on setting f each byte: f C[6:0]: ring Strength Selection 1(Weakest)
												00		2
												01		3
												01		4
												10		5
												10		6
												11		7
												11	1	8(Strongest)
												Bit[3	3:0] Min (	Off Time Setting of GDR [ Time unit ]
												000 ~ 00		NA
												010	00	2.6
												010	01	3.2
												011	10	3.9
												011	11	4.6
								1				100	00	5.4
												100	01	6.3
												101	10	7.3
												101		8.4
												110		9.8
												110		11.5
												111		13.8
												111		16.5
												D[5:4] D[3:2]	: duration : duration	setting of phase setting of phase 3 setting of phase 2 setting of phase 1
													Bit[1:0]	Duration of Phase [Approximation]
													00	10ms
													01	20ms
													10	30ms
													11	40ms

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Description
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep	Deep Sleep mode Control:
0	1		0	0	0	0	0	0	A <sub>1</sub>	Ao	mode	A[1:0]:Description00Normal Mode [POR]01Enter Deep Sleep Mode 111Enter Deep Sleep Mode 2After this command initiated, the chip will enter Deep Sleep Mode, BUSY pad will keep output high. Remark: To Exit Deep Sleep mode, User required to send HWRESET to the driver
0	0	11	0	0	0	1	0	0	0	1	Data Entry	Define data entry sequence
0	1		0	0	0	0	0	A <sub>2</sub>	0 A1	A <sub>0</sub>	mode setting	A[2:0] = 011 [POR]
												A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 - Y decrement, X decrement, 01 - Y decrement, X increment, 10 -Y increment, X decrement, 11 -Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data are written to the RAM. AM= 0, the address counter is updated in the X direction. [POR] AM = 1, the address counter is updated in the Y direction.
0	0	12	0	0	0	1	0	0	1	0	SW RESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode During operation, BUSY pad will output high. Note: RAM are unaffected by this command.

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description			
0	0	14	0	0	0	1	0	1	0	0	HV Ready Detection	HV ready detection A[7:0] = 00h [POR] The command required CLKEN=1 and ANALOGEN=1. Refer to Register 0x22 for detail. After this command initiated, HV Ready detection starts. BUSY pad will output high during detection. The detection result can be read from the Status Bit Read (Command 0x2F).			
0	1		0	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	C	A[6:4] = n for cool down duration:10ms x (n+1)A[2:0] = m for number of Cool DownLoop to detect.The max HV ready duration is10ms x (n+1) x (m)HV ready detection will be trigger aftereach cool down time. The detectionwill be completed when HV is ready.For 1 shot HV ready detection, A[7:0]can be set as 00h.VCI DetectionA[2:0] = 100 [POR], Detect level at2.3V A[2:0]: VCI level DetectA[2:0]VCI level			
0	0	15	0	0	0	1	0	1	0	1	VCI				
0	1		0	0	0	0	0	A <sub>2</sub>	A <sub>1</sub>	Ao	Detection	2.3V A[2:0] : VCI level Detect			
0	0	18	0	0	0	1	1	0	0	0	Temperature	Temperature Sensor Selection			
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Sensor Control	A[7:0] = 48h [POR], external temperatrure sensor A[7:0] = 80h Internal temperature sensor			
0	0	1A	0	0	0	1	1	0	1	0	Temperature	Write to temperature register. A[11:0]			
0	1		A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	<b>A</b> <sub>5</sub>	$A_4$	Sensor	= 7FFh [POR]			
0	1		A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	Ao	0	0	0	0	Control (Write to temperature register)	·e			

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descripti	ion	
0 1 1	0 1 1	1B	0 A <sub>11</sub> A <sub>3</sub>	A <sub>10</sub> A <sub>2</sub>	A <sub>9</sub> A <sub>1</sub>	A <sub>8</sub> A <sub>0</sub>	A <sub>7</sub> 0	A <sub>6</sub> 0	A <sub>5</sub> 0	A <sub>4</sub> 0	Temperature Sensor Control (Read from temperature register)	Read fro	m temperature register.	
0	0	1C	0	0	0	1	1	1	0	0	Temperature		mmand to External	
0	1		A <sub>7</sub>	A <sub>6</sub>	<b>A</b> <sub>5</sub>	A <sub>4</sub>	<b>A</b> <sub>3</sub>	$A_2$	<b>A</b> <sub>1</sub>	A <sub>0</sub>	Sensor Control (Write		ture sensor. = 00h [POR],	
0	1		B <sub>7</sub>	B <sub>6</sub>	<b>B</b> 5	B4	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bo	Command to		= 00h [POR],	
0	1		C7	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C1	Co	External temperature sensor)	C[7:0] = 00h [POR], A[7:6] A[7:6] Select no of byte to be sent 00 Address + pointer Address + pointer + 1st 10 Address + pointer + 1st 10 Address + pointer + 1st 11 Address A[5:0] – Pointer Setting B[7:0] – 1 <sup>st</sup> parameter C[7:0] – 2 <sup>nd</sup> parameter The command required CLKEN=1. Refer to Register 0x22 for detail. After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation. Activate Display Update Sequence The Display Update Sequence Option is located at R22h.		
0	0	20	0	0	1	0	0	0	0	0	Master Activation	The Disp is located BUSY pa operation	d at R22h. d will output high during n. User should not interrupt ration to avoid corruption of	
								·	1	·	1			
0	0	21	0 A <sub>7</sub>	0 A <sub>6</sub>	1 A <sub>5</sub>	0 A4	0 A <sub>3</sub>	0 A <sub>2</sub>	0 A <sub>1</sub>	1 A <sub>0</sub>	Display Update Control 1	Update A	tent option for Display A[7:0] = 00h [POR] = 00h [POR]	
0	1		B <sub>7</sub>	0	0	0	0	0	0	0		A[7:4] R	ed RAM option	
												A[7:4] Red RAM option         0000       Normal         0100       Bypass RAM content as 0         1000       Inverse RAM content         A[3:0] BW RAM option         0000       Normal         0100       Bypass RAM content as 0         1000       Inverse RAM content as 0         0100       Bypass RAM content as 0         1000       Inverse RAM content         B[7] Source Output Mode       0         0       Available Source from S0 to S17         1       Available Source from S8 to S16		

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command				
0	0 1	22	0 A <sub>7</sub>	0 A <sub>6</sub>	1 A <sub>5</sub>	0 A <sub>4</sub>	0 A <sub>3</sub>	0 A <sub>2</sub>	1 A <sub>1</sub>	0 A <sub>0</sub>	Display Update Control 2	Display Update Sequence Opti the stage for Master Activatior FFh (POR)			
												Operating sequence	Parameter (in Hex)		
												Enable clock signal	80		
												Disable clock signal	01		
												j	-		
												Enable clock signal Enable Analog	CO		
												Disable Analog Disable clock signal	03		
													·		
												Enable clock signal Load LUT with DISPLAY Mode 1 Disable clock signal	91		
												Enable clock signal Load LUT with DISPLAY Mode 2 Disable clock signal	99		
												Enable clock signal Load temperature value Load LUT with DISPLAY Mode 1 Disable clock signal	B1		
												Enable clock signal Load temperature value Load LUT with DISPLAY Mode 2 Disable clock signal	B9		
												Enable clock signal Enable Analog Display with DISPLAY Mode 1 Disable Analog Disable OSC	C7		
												Enable clock signal Enable Analog Display with DISPLAY Mode 2 Disable Analog Disable OSC	CF		
												Enable clock signal Enable Analog Load temperature value DISPLAY with DISPLAY Mode 1 Disable Analog Disable OSC	F7		
												Enable clock signal Enable Analog Load temperature value DISPLAY with DISPLAY Mode 2 Disable Analog Disable OSC	FF		
0	0	24	0	0	1	0	0	1	0	0	Write RAM (Black White) / RAM 0x24	After this command, data entr written into the BW RAM until command is written. Address advance accordingly	another		
												For Write pixel: Content of Write RAM(BW) = For Black pixel: Content of Write RAM(BW) = 0			

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	26	0	0	1	0	0	1	1	0	Write RAM (RED) / RAM 0x26	After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. For Red pixel: Content of Write RAM(RED) = 1 For non-Red pixel [Black or White]: Content of Write RAM(RED) = 0
0	0	27	0	0	1	0	0	1	1	1	Read RAM	After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly. The 1 <sup>st</sup> byte of data read is dummy data.
0	0	28	0	0	1	0	1	0	0	0	VCOM Sense	Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. The sensed VCOM voltage is stored in register The command required CLKEN=1 and ANALOGEN=1 Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	29	0	0	1	0	1	0	0	1	VCOM	Stabling time between entering VCOM
0	1		0	1	0	0	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Sense Duration	sensing mode and reading acquired. A[3:0] = 9h, duration = 10s. VCOM sense duration = (A[3:0]+1) sec
0	0	2A	0	0	1	0	1	0	1	0	Program VCOM OTP	Program VCOM register into OTP The command required CLKEN=1. Refer to Register 0x22 for detail. BUSY pad will output high during operation.
0	0	2B	0	0	1	0	1	0	1	1	Write	This command is used to reduce alitab
0		ZD	0	0	1	0	1	0	1	1	Register	This command is used to reduce glitch when ACVCOM toggle. Two data bytes
0	1		0	0 1	0	0	0	1 0	0	0 1	for VCOM Control	D04h and D63h should be set for this command.

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Descriptio	n		
0	0	2C	0	0	1	0	1	1	0	0	Write VCOM	Write VCC	OM register	from MC	Uinterface
0	1		A <sub>7</sub>	A <sub>6</sub>	<b>A</b> <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	$A_2$	<b>A</b> <sub>1</sub>	A <sub>0</sub>	register		00h [POR]		
												A[7:0]	VCOM	A[7:0]	VCOM
												08h	-0.2	44h	-1.7
												0Ch	-0.3	48h	-1.8
												10h	-0.4	4Ch	-1.9
												14h	-0.5	50h	-2
												18h	-0.6	54h	-2.1
												1Ch	-0.7	58h	-2.2
												20h	-0.8	5Ch	-2.3
												24h	-0.9	60h	-2.4
												28h	-1	64h	-2.5
												2Ch	-1.1	68h	-2.6
												30h	-1.2	6Ch	-2.7
												34h	-1.3	70h	-2.8
												38h	-1.4	74h	-2.9
												3Ch	-1.5	78h	-3
												40h	-1.6	Other	NA
													•	•	• • • • •
0	0	2D	0	0	1	0	1	1	0	1	OTP Register	Read Reg	ister for Dis	splay Opt	ion:
1	1		A <sub>7</sub>	A <sub>6</sub>	$A_5$	$A_4$	A <sub>3</sub>	$A_2$	A <sub>1</sub>	A <sub>0</sub>	Read for			-   + !	
1	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bo	Display Option		COM OTP S d 0x37, By		
1	1		C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	$C_2$	C <sub>1</sub>	Co		(oomman	a oxor, by	10 /19	
1	1		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	Do			COM Regist	ter	
1	1		E <sub>7</sub>	E <sub>6</sub>	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>		(Comman	d 0x2C)		
	1		⊑7 F7	F <sub>6</sub>	F <sub>5</sub>	⊑₄ F₄	E3 F3	F <sub>2</sub>	F <sub>1</sub>	Fo		C[7:0]~G	[7:0]: Disp	av Mode	
1													d 0x37, By		
1	1		G <sub>7</sub>	G <sub>6</sub>	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>		[5 bytes]			
1	1		H <sub>7</sub>	H <sub>6</sub>	H <sub>5</sub>	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	$H_1$	H <sub>0</sub>			[7:0]: Wav	oform Vo	rsion
1	1		I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	14	1 <sub>3</sub>	I <sub>2</sub>	$I_1$	I <sub>0</sub>			d 0x37, By		
1	1		J <sub>7</sub>	J <sub>6</sub>	$J_5$	$J_4$	J <sub>3</sub>	$J_2$	$J_1$	$J_0$		[4 bytes]			, · · /
1	1		K <sub>7</sub>	K <sub>6</sub>	<b>K</b> 5	$K_4$	$K_3$	$K_2$	<b>K</b> <sub>1</sub>	K <sub>0</sub>					
											·	•			
0	0	2E	0	0	1	0	1	1	1	0	User ID Read		Byte User II		
1	1		A <sub>7</sub>	$A_6$	<b>A</b> <sub>5</sub>	$A_4$	$A_3$	$A_2$	<b>A</b> <sub>1</sub>	A <sub>0</sub>	]			rID (R38,	Byte A and
1	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	1	Byte J) [	io bytes]		
1	1		C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>	1				
1	1		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>					
1	1		Е <sub>7</sub>	E <sub>6</sub>	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>	1				
1	1		∟7 F7	Ľ6 F6	Ľ5 F5	⊑₄ F₄	E3 F3	$F_2$	$F_1$	F <sub>0</sub>	1				
1	1		G7	G <sub>6</sub>	G <sub>5</sub>	G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>	1				
1	1		С, Н <sub>7</sub>	H <sub>6</sub>	H <sub>5</sub>	H <sub>4</sub>	U3 H3	U2 H2	H <sub>1</sub>	H <sub>0</sub>	1				
1	1		I <sub>7</sub>	I <sub>6</sub>	I <sub>5</sub>	I <sub>4</sub>	I <sub>3</sub>	I <sub>2</sub>	I <sub>1</sub>	I <sub>0</sub>	1				
1	1		ι, J <sub>7</sub>	J <sub>6</sub>	J <sub>5</sub>	14 J4	J <sub>3</sub>	J <sub>2</sub>	J <sub>1</sub>	J <sub>0</sub>	1				
1			J]	<b>J</b> 6	<b>J</b> 5	<b>J</b> 4	13	<b>J</b> 2	J1	<b>J</b> 0					

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	2F	0	0	1	0	1	1	1	1	Status Bit Read	Read IC status Bit [POR 0x01]
1	1		0	0	A <sub>5</sub>	A4	0	0	A <sub>1</sub>	A <sub>0</sub>		A[5]: HV Ready Detection flag [POR=0] 0: Ready 1: Not Ready A[4]: VCI Detection flag [POR=0] 0: Normal 1: VCI lower than the Detect level A[3]: [POR=0] A[2]: Busy flag [POR=0] 0: Normal 1: BUSY A[1:0]: Chip ID [POR=01] Remark: A[5] and A[4] status are not valid after RESET, they need to be initiated by command 0x14 and command 0x15 respectively.
0	0	27	0	0	1	1	0	1	1	1	Maite Degister	Write Desister for Display Ontion
0	0	37	0	0	1	1	0	1	1	1	Write Register for Display	Write Register for Display Option A[7] Spare VCOM OTP selection 0:
0	1		A <sub>7</sub>	0	0	0	0	0	0	0	Option	Default [POR]
0	1		B <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		1: Spare
0	1		C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>		B[7:0] Display Mode for WS[7:0]
0	1		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		C[7:0] Display Mode for WS[15:8]
0	1		E <sub>7</sub>	E <sub>6</sub>	E <sub>5</sub>	E <sub>4</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>		D[7:0] Display Mode for WS[23:16] E[7:0] Display Mode for WS[31:24]
0	1		0	F <sub>6</sub>	0	0	F <sub>3</sub>	F <sub>2</sub>	F <sub>1</sub>	Fo		F[3:0 Display Mode for WS[35:32]
0	1		G <sub>7</sub>	G <sub>6</sub>	G <sub>5</sub>	G4	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>		0: Display Mode 1
0	1		H <sub>7</sub>	H <sub>6</sub>	H <sub>5</sub>	H <sub>4</sub>	H <sub>3</sub>	H <sub>2</sub>	H <sub>1</sub>	H <sub>0</sub>		1: Display Mode 2
0	1		17 J7	16 J <sub>6</sub>	I5 J5	14 J4	1 <sub>3</sub> J <sub>3</sub>	I <sub>2</sub> J <sub>2</sub>	J <sub>1</sub>	J <sub>0</sub>		<ul> <li>F[6]: PingPong for Display Mode 2 0: RAM Ping-Pong disable [POR]</li> <li>1: RAM Ping-Pong enable</li> <li>G[7:0]~J[7:0] module ID /waveform version.</li> <li>Remarks: A[7:0]~J[7:0] can be stored in OTP RAM Ping-Pong function is not</li> </ul>
												support for Display Mode 1
0	0	38	0	0	1	1	1	0	0	0	Write Register	Write Register for User ID
0	1		A <sub>7</sub>	A <sub>6</sub>	<b>A</b> <sub>5</sub>	$A_4$	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	for User ID	A[7:0]]~J[7:0]: UserID [10 bytes]
0	1		B <sub>7</sub>	B <sub>6</sub>	<b>B</b> <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>		Remarks: A[7:0]~J[7:0] can be
0	1		C <sub>7</sub>	C <sub>6</sub>	C <sub>5</sub>	C <sub>4</sub>	C <sub>3</sub>	C <sub>2</sub>	C <sub>1</sub>	C <sub>0</sub>		stored in OTP
0	1		D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>		
0	1		E <sub>7</sub>	E <sub>6</sub>	<b>E</b> <sub>5</sub>	$E_4$	E <sub>3</sub>	$E_2$	E <sub>1</sub>	E <sub>0</sub>		
0	1		F <sub>7</sub>	$F_6$	$F_5$	$F_4$	F <sub>3</sub>	$F_2$	$F_1$	Fo		
0	1		G <sub>7</sub>	G <sub>6</sub>	$G_5$	$G_4$	G <sub>3</sub>	G <sub>2</sub>	$G_1$	$G_0$		

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description			
0	1		H <sub>7</sub>	H <sub>6</sub>	H <sub>5</sub>	H <sub>4</sub>	H <sub>3</sub>	$H_2$	H <sub>1</sub>	Ho					
0	1		17	<b>I</b> 6	<b>I</b> 5	14	I <sub>3</sub>	<b>I</b> <sub>2</sub>	I <sub>1</sub>	Io					
0	1		J <sub>7</sub>	J <sub>6</sub>	$J_5$	$J_4$	J <sub>3</sub>	$J_2$	$J_1$	Jo					
		1	1		1			1							
0	0	3C	0	0	1	1	1	1	0	0	Border	Select border waveform for VBD			
0	1		A <sub>7</sub>	A <sub>6</sub>	<b>A</b> <sub>5</sub>	A <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	Waveform Control	A[7:0] = COh [POR], set VBD as HIZ. A [7:6] :Select VBD option			
												A[7:6] Select VBD as			
												00 GS Transition, Defined in A[2] and A[1:0]			
												01 Fix Level, Defined in A[5:4]			
												10 VCOM			
												11[POR] HiZ			
												A [5:4] Fix Level Setting for VBD			
												A[5:4] VBD level			
												00 VSS			
												01 VSH1			
												10 VSL			
												11 VSH2			
												A[2] GS Transition control			
												A[2] GS Transition control			
												0 Follow LUT			
												(Output VCOM @ RED)			
												1 Follow LUT			
												A [1:0] GS Transition setting for VBD			
												A[1:0] VBD Transition			
												00 LUTO			
												01 LUT1			
												10 LUT2			
												11 LUT3			
0	0	41	0	1	0	0	0	0	0	1	Read RAM	Read RAM Option A[0] = 0 [POR]			
0	1		0	0	0	0	0	0	0	A <sub>0</sub>	Option	0 : Read RAM corresponding to			
												RAM0x24 1 : Read RAM corresponding to			
												RAM0x26			
0	0	44	0	1	0	0	0	1	0	0	Set RAM X -	Specify the start/end positions of the			
0	1		0	0	A <sub>5</sub>	0 A4	о А <sub>3</sub>	А <sub>2</sub>	о А <sub>1</sub>	A <sub>0</sub>	address	window address in the X direction by an			
				-							Start / End	address unit for RAM			
0	1		0	0	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	position				
												A[5:0]: XSA[5:0], XStart, POR = 00h B[5:0]: XFA[5:0], XEnd, POR = 15h			
				1								B[5:0]: XEA[5:0], XEnd, POR = 15h			
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y-				
0	1		A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	<b>A</b> <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	address	window address in the Y direction by an			
0	1		0	0	0	0	0	0	0	A <sub>8</sub>	Start / End	address unit for RAM			
0	1		в <sub>7</sub>	B <sub>6</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	position	A[8:0]: YSA[8:0], YStart, POR = 000h B[8:0]: YEA[8:0], YEnd, POR = 127h			
					0						{	$[b_1 \delta_2 U_j]$ ; $TEA[\delta_2 U_j]$ , $TERIA$ , PUR = 12/N			
0	1		0	0	U	0	0	0	0	B <sub>8</sub>					

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	DO	Command	Descripti	on		
0	0	46	0	1	0	0	0	1	1	0	Auto			I for Regul	ar Pattern
0	1		A <sub>7</sub>	A <sub>6</sub>	$A_5$	A <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	Ao	Write RED		00h [POR]		
			,	U	0	-		-		0	RAM for				= 0 A[6:4]:
											Regular Pattern		ght, POR=		n according
											Fallenn	to Gate			raccorung
												A[6:4]	Height	A[6:4]	Height
												A[0.4]	8	100	128
												000	16	100	256
												010	32	110	236
												011	64	111	NA
													Iter RAM ir	, POR= 000 n X-directio	n according
												A[2:0]	Width	A[2:0]	Width
												000	8	100	128
												001	16	101	176
												010	32	110	NA
												011	64	111	NA
0	1		A <sub>7</sub>	A <sub>6</sub>	A5	A <sub>4</sub>	0	A <sub>2</sub>	A <sub>1</sub>	Ao	Write B/W RAM for Regular	A[7]: The 1st step value, POR = 0 A[6:4]: Step Height, POR=000 Step of alter RAM in Y-direction according			
											Pattern	Step of a to Gate			
												to Gate	ilter RAM ir	Y-direction	n according
												to Gate A[6:4]		A[6:4]	n according Height
												to Gate	Ilter RAM ir	Y-direction	n according
												to Gate A[6:4] 000	Iter RAM ir Height 8	A[6:4]	Height 128
												to Gate A[6:4] 000 001	Height 8 16	A[6:4] A[00 A[01	Height 128 256

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description		
0 0	0 1	4E	0 0	1 0	0 A5	0 A4	1 A3	1 A2	1 A1	0 A0	Set RAM X address	Make initial settings for the RAM X address in the address counter (AC)		
											counter	A[5:0]: 00h [POR].		
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y	Make initial settings for the RAM Y		
0	1		A7	A6	A5	A4	A3	A2	A1	AO	address counter	address in the address counter (AC) A[8:0]: 000h [POR].		
0	1		0	0	0	0	0	0	0	A8	counter			
0	0	7F	0	1	1	1	1	1	1	1	NOP	This command is an empty command; it does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read Commands.		


## 6. Data Entry Mode Setting (11h)

This command has multiple configurations and each bit setting is described as follows:

R/W	DC	IB7	IB6	IB5	IB4	IB3	IB2	IB1	IB0
W	1						AM	ID1	IDO
POR		0	0	0	0	0	0	1	1

ID[1:0]: The address counter is automatically incremented by 1, after data is written to the RAM when ID[1:0] = "01". The address counter is automatically decremented by 1, after data is written to the RAM when ID[1:0] = "00". The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. The direction of the address when data is written to the RAM is set by AM bits.

AM: Set the direction in which the address counter is updated automatically after data are written to the RAM. When AM = "0", the address counter is updated in the X direction. When AM = "1", the address counter is updated in the Y direction. When window addresses are selected, data are written to the RAM area specified by the window addresses in the manner specified with ID[1:0] and AM bits.



The pixel sequence is defined by the ID [0],

	ID [1:0]="00" X: decrement Y: decrement	D [1:0]="01" X: increment Y: decrement
AM="0" X-mode	00,00h	00,00H

## 7. Optical characteristics

## 7.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

					T=25	5°C	
SYMBOL	PARAMETER	CONDITIONS	ΜΙΝ	TYP.	МАХ	UNIT	Note
R Gn CR	Reflectance 2Grey Level Contrast Ratio	White - -	30 - 10	35 KS+(WS-KS)×n(m-1) 15	-	% L*	Note 7-1 - -
KS	Black State L* value		-	13	14		Note 7-1
KS	Black State a* value		-	3	5		Note 7-1
WS	White State L* value		63	65	-		Note 7-1
RS	Red State L* value	Red	25	28	-		Note 7-1
кэ	Red State a* value	Red	36	40	-		Note 7-1
Panel's life	-	0℃~40℃		5years	-	-	Note 7-2
Panel	Image Update	Storage and transportation	-	Update the white screen	-	-	-
Fallel	Update Time	Operation	1	Suggest Updated once a day	-	-	-

WS : White state, KS : Black state, RS: Red state

**Note 7-1** : Luminance meter : i- One Pro Spectrophotometer


**Note 7-2**: We don't guarantee 5 years pixels display quality for humidity below 45%RH or above 70%RH; Suggest Updated once a day;



#### 7.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)() :

R1: white reflectance Rd: dark reflectance CR = R1/Rd




#### 7.3 Reflection Ratio

The reflection ratio is expressed as:

 $R = Reflectance Factor white board \qquad x (L center / L white board)$ 


L center is the luminance measured at center in a white area (R=G=B=1). L white board is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.



## 8. Point and line standard


Shipment Inspection Standard						
Equipment: Electrical test fixture, Point gauge						
Outline dimension	36.7(H)×79.0(V)× 1.08(D)	Unit: mm	Part-A	Active area	Part-B	Border area
Environment	Temperature	Humidity	Illuminance	Distance	Time	Angle
	19℃~25℃	55%±5%RH	800~ 1300Lux	300 mm	35Sec	
Defect type	Inspection method	Standard		Part-A		Part-B
Spot	Electric Display	D≤0.25 mm		Ignore		Ignore
		0.25 mm <d≤0.4 mm<="" td=""><td colspan="2">N≤4</td><td>Ignore</td></d≤0.4>		N≤4		Ignore
		D>0.4 mm		Not Allow		Ignore
Display unwork	Electric Display	Not Allow		Not Allow		Ignore
Display error	Electric Display	Not Allow		Not Allow		Ignore
Scratch or line defect(include dirt)	Visual/Film card	L≤2 mm, W≤0.2 mm		Ignore		Ignore
		2.0mm <l≤5.0mm, 0.2<w≤ 0.3mm,<="" td=""><td colspan="2">N≤2</td><td>Ignore</td></w≤></l≤5.0mm, 		N≤2		Ignore
		L>5 mm, W>0.3 mm		Not Allow		Ignore
PS Bubble	Visual/Film card	D≤0.2mm		Ignore		Ignore
		0.2mm≤D≤0.35mm & N≤4		N≤4		Ignore
		D>0.35 mm		Not Allow		Ignore
Side Fragment		X≤6mm, Y≤0.4mm, Do not affect the electrode circuit (Edge chipping) not affect the electrode circuit( (Corner chipping) Ignore				
	Visual/Film card	y syl				
Remark	1.Cannot be defect & failure cause by appearance defect;					
	2.Cannot be larger size cause by appearance defect;					
	L=long	L=long W=wide D=point size N=Defects NO				







## 9. Packing



### **10.** Precautions

- (1) Do not apply pressure to the EPD panel in order to prevent damaging it.
- (2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
- (3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
- (4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
- (5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL /EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
- (6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
- (7) For more precautions, please click on the link: http://www.e-paper-display.com/news\_detail/newsId=53.html